This shows you the differences between two versions of the page.
Both sides previous revision Previous revision Next revision | Previous revision Next revision Both sides next revision | ||
electronics [2013/12/10 20:17] pereira [Trigger Box] |
electronics [2013/12/10 20:23] pereira |
||
---|---|---|---|
Line 40: | Line 40: | ||
- | |||
- | |||
- | ===== Trigger Schematics ===== | ||
The trigger schematic is shown on the Graphical User Interface (GUI) displayed in the figure below. | The trigger schematic is shown on the Graphical User Interface (GUI) displayed in the figure below. | ||
Line 55: | Line 52: | ||
Since more than one trigger source can be selected, it is possible that more than one pulse is generated at the output of the trigger box, depending on the timing and shape of the source signals. When both downscaled singles and coincidences are selected for instance, the "Raw trigger" | Since more than one trigger source can be selected, it is possible that more than one pulse is generated at the output of the trigger box, depending on the timing and shape of the source signals. When both downscaled singles and coincidences are selected for instance, the "Raw trigger" | ||
+ | |||
+ | As explained above, the trigger logic is implemented in a LeCroy 2367 ULM by means of its XC4000E Xilinx FPGA. The schematics of the firmware can be found [[here]]. | ||
+ | |||