This shows you the differences between two versions of the page.
Both sides previous revision Previous revision Next revision | Previous revision Next revision Both sides next revision | ||
trigger [2013/12/11 16:12] pereira [Time stamping] |
trigger [2013/12/11 16:25] pereira [Begin sequence] |
||
---|---|---|---|
Line 68: | Line 68: | ||
The S800 trigger provides a vetoed 10 MHz clock signal (derived from the 40 MHz FPGA clock) used for time stamping. An external clock can also be used, after selecting the appropriate check box in the [[Trigger# | The S800 trigger provides a vetoed 10 MHz clock signal (derived from the 40 MHz FPGA clock) used for time stamping. An external clock can also be used, after selecting the appropriate check box in the [[Trigger# | ||
- | The time stamping clock is available as an output that can be distributed to other time stamp modules, such as the one located in the S800 VME crate, or in other data acquisition systems coupled to the S800. The time stamp module is implemented in a XLM72 (SpartanXL) FPGA. The schematics of the firmware is available | + | The time stamping clock is available as an output that can be distributed to other time stamp modules, such as the one located in the S800 VME crate, or in other data acquisition systems coupled to the S800. |
+ | |||
+ | |||
+ | The time stamp module is implemented in a XLM72 (SpartanXL) FPGA. The schematics of the firmware is available {{:wiki:stamp64.pdf|here}}. The inputs are the following: | ||
E1: time stamp clock input | E1: time stamp clock input | ||
Line 78: | Line 82: | ||
The clear can be done via software as well, and is usually done that way. | The clear can be done via software as well, and is usually done that way. | ||
- | Below is the Verilog | + | The [[Verilog Time stamping|Verilog file]] contains |
- | ........ | + | |
- | ........ | + | |
- | + | ||
Line 124: | Line 124: | ||
====== Begin sequence ====== | ====== Begin sequence ====== | ||
- | The internal " | + | The internal " |
- | + | ||
- | The data acquisition begin sequence of the trigger module is the following: | + | |
- | reset time stamp counter to 0 | + | |
- | reset trigger register to 0 | + | |
- | after all modules in all crates have been initialized, | + | |
- | after a preset delay of 200 to 300 microseconds, | + | |
- | The last step of the begin sequence allows enough time for the CCUSB crate controller to switch from its interactive mode to data acquisition mode. The end sequence script executed at the end of a run sets the " | + | The data acquisition begin sequence of the trigger module is the following: |
+ | - reset time stamp counter to 0 | ||
+ | - reset trigger register to 0 | ||
+ | - after all modules in all crates have been initialized, | ||
+ | - after a preset delay of 200 to 300 microseconds, | ||
+ | |||
+ | The last step of the begin sequence allows enough time for the CC-USB | ||
====== Scalers and dead time ====== | ====== Scalers and dead time ====== |