This shows you the differences between two versions of the page.
Both sides previous revision Previous revision | Next revision Both sides next revision | ||
trigger [2013/12/11 16:17] pereira [Time stamping] |
trigger [2013/12/11 16:18] pereira [Time stamping] |
||
---|---|---|---|
Line 82: | Line 82: | ||
The clear can be done via software as well, and is usually done that way. | The clear can be done via software as well, and is usually done that way. | ||
- | Below is the Verilog code of the REGISTERS module of the FPGA configuration, | + | The Verilog code of the REGISTERS module of the FPGA configuration, |
- | ........ | + | |
- | ........ | + | |
- | + | ||