S800 Documentation

User Tools

Site Tools

Trace:
trigger

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision 		Previous revision
Next revision Both sides next revision
trigger [2013/12/11 16:17]
pereira [Time stamping] 		trigger [2013/12/11 16:25]
pereira [Begin sequence]
Line 82: Line 82:
 The clear can be done via software as well, and is usually done that way.  The clear can be done via software as well, and is usually done that way. 
  
-Below is the Verilog code of the REGISTERS module of the FPGA configuration, responsible for the communication with the VME bus:  +The [[Verilog Time stamping|Verilog file]] contains the code of the REGISTERS module of the FPGA configuration, responsible for the communication with the VME.
-........ +
-........ +
- +
  
  
Line 128: Line 124:
  
 ====== Begin sequence ====== ====== Begin sequence ======
-The internal "Go" state of the trigger module is controlled via CAMAC commands. When "Go" is false, the trigger and time stamp clock signals are vetoed and therefore absent. This way all time stamp counters can be safely zeroed during the beginning sequence of the data acquisition systems. The last command of the CAMAC beginning sequence sets the "Go" state to true, at which point both trigger and time stamp signals are released. This mechanism ensures that all time stamp counters are synchronized.  +The internal "Go" state of the trigger module is controlled via CAMAC commands. When "Go" is false, the trigger and time stamp clock signals are vetoed and therefore absent. This way all time stamp counters can be safely zeroed during the beginning sequence of the data acquisition systems. The last command of the CAMAC beginning sequence sets the "Go" state to true, at which point both trigger and time stamp signals are released. This mechanism ensures that all time stamp counters are synchronized.
- +
-The data acquisition begin sequence of the trigger module is the following:  +
- reset time stamp counter to 0  +
- reset trigger register to 0  +
- after all modules in all crates have been initialized, send CAMAC command to set "Go" state to true  +
- after a preset delay of 200 to 300 microseconds, the "Go" level is set to true +
  
-The last step of the begin sequence allows enough time for the CCUSB crate controller to switch from its interactive mode to data acquisition mode. The end sequence script executed at the end of a run sets the "Go" state of the module back to false. +The data acquisition begin sequence of the trigger module is the following: 
 +  - reset time stamp counter to 0 
 +  - reset trigger register to 0 
 +  - after all modules in all crates have been initialized, send CAMAC command to set "Go" state to true 
 +  - after a preset delay of 200 to 300 microseconds, the "Go" level is set to true 
 +  
 +The last step of the begin sequence allows enough time for the CC-USB crate controller to switch from its interactive mode to data acquisition mode. The end sequence script executed at the end of a run sets the "Go" state of the module back to false.
  
 ====== Scalers and dead time ====== ====== Scalers and dead time ======
trigger.txt · Last modified: 2023/10/24 16:47 by swartzj

Page Tools

Except where otherwise noted, content on this wiki is licensed under the following license: CC Attribution-Noncommercial-Share Alike 4.0 International
CC Attribution-Noncommercial-Share Alike 4.0 International Donate Powered by PHP Valid HTML5 Valid CSS Driven by DokuWiki