User Tools

Site Tools


trigger

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision
Previous revision
Next revision Both sides next revision
trigger [2013/12/11 16:17]
pereira [Time stamping]
trigger [2013/12/11 16:35]
pereira [Scalers and dead time]
Line 82: Line 82:
 The clear can be done via software as well, and is usually done that way.  The clear can be done via software as well, and is usually done that way. 
  
-Below is the Verilog code of the REGISTERS module of the FPGA configuration, responsible for the communication with the VME bus:  +The [[Verilog Time stamping|Verilog file]] contains the code of the REGISTERS module of the FPGA configuration, responsible for the communication with the VME.
-........ +
-........ +
- +
  
  
Line 128: Line 124:
  
 ====== Begin sequence ====== ====== Begin sequence ======
-The internal "Go" state of the trigger module is controlled via CAMAC commands. When "Go" is false, the trigger and time stamp clock signals are vetoed and therefore absent. This way all time stamp counters can be safely zeroed during the beginning sequence of the data acquisition systems. The last command of the CAMAC beginning sequence sets the "Go" state to true, at which point both trigger and time stamp signals are released. This mechanism ensures that all time stamp counters are synchronized. +The internal "Go" state of the trigger module is controlled via CAMAC commands. When "Go" is false, the trigger and time stamp clock signals are vetoed and therefore absent. This way all time stamp counters can be safely zeroed during the beginning sequence of the data acquisition systems. The last command of the CAMAC beginning sequence sets the "Go" state to true, at which point both trigger and time stamp signals are released. This mechanism ensures that all time stamp counters are synchronized.
  
-The data acquisition begin sequence of the trigger module is the following:  +The data acquisition begin sequence of the trigger module is the following: 
- reset time stamp counter to 0  +  reset time stamp counter to 0 
- reset trigger register to 0  +  reset trigger register to 0 
- after all modules in all crates have been initialized, send CAMAC command to set "Go" state to true  +  after all modules in all crates have been initialized, send CAMAC command to set "Go" state to true 
- after a preset delay of 200 to 300 microseconds, the "Go" level is set to true  +  after a preset delay of 200 to 300 microseconds, the "Go" level is set to true 
- +  
-The last step of the begin sequence allows enough time for the CCUSB crate controller to switch from its interactive mode to data acquisition mode. The end sequence script executed at the end of a run sets the "Go" state of the module back to false. +The last step of the begin sequence allows enough time for the CC-USB crate controller to switch from its interactive mode to data acquisition mode. The end sequence script executed at the end of a run sets the "Go" state of the module back to false.
  
 ====== Scalers and dead time ====== ====== Scalers and dead time ======
Line 143: Line 139:
 In addition, scalers are connected to the raw and live trigger signals. For the determination of the dead time, both a free running and vetoed 10 kHz pulser signal are also connected to scalers. This is the preferred method because the pulser is not subject to possible double triggering effects like the raw trigger.  In addition, scalers are connected to the raw and live trigger signals. For the determination of the dead time, both a free running and vetoed 10 kHz pulser signal are also connected to scalers. This is the preferred method because the pulser is not subject to possible double triggering effects like the raw trigger. 
  
 +The list below is a direct copy of the scaler description file for the s800. This file maps channel names to channel numbers, and in addition determines the layout.
 +
 +^ Channel ^ Channel number ^ Channel name ^ Channel number |
 +^ name ^ ^ ^ |
 +| Live.Trigger  ^ 10 | Raw.Trigger    ^ 9 |
 +| Live.Clock    ^ 12 | Raw.Clock      ^ 11 |
 +| S800.Source   ^ 0 | S800.Trigger   ^ 4 |
 +| Second.Source ^ 1 | Second.Trigger ^ 8 |
 +| Ext1.Source   ^ 2 | Ext1.Trigger   ^ 6 |
 +| Ext2.Source   ^ 3 | Ext2.Trigger   ^ 7 | 
 +| Coinc.Trigger ^ 5 |                ^  |
 +| E1.Up         ^ 16 | E1.Down        ^ 17 |
 +| E2.Up         ^ 18 | E2.Down        ^ 19 |
 +| CRDC1.Anode   ^ 22 | CRDC2.Anode    ^ 23 |
 +| TPPAC1        ^ 27 | TPPAC2         ^ 28 |
 +| OBJ.Scint     ^ 24 | XFP.Scint      ^ 25 |
 +| TAR.Scint     ^ 26 | XFP.Scint      ^ 25 |
 +| S800.Source   ^ 0 | OBJ.Si         ^ 26 |
 +| S800.Source   ^ 0 | OBJ.Scint      ^ 24 |
 +| S800.Source   ^ 0 | XFP.Scint      ^ 25 |
 +| Hodo.OR       ^ 30 |                ^  | 
  
  
trigger.txt · Last modified: 2023/10/24 16:47 by swartzj